View AT28C64BNBSP_264370.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

Features
* Fast Read Access Time - 150 ns * Automatic Page Write Operation
- Internal Address and Data Latches for 64 Bytes
* Fast Write Cycle Times * * * * * * * *
- Page Write Cycle Time: 10 ms Maximum - 1 to 64-byte Page Write Operation Low Power Dissipation - 40 mA Active Current - 100 A CMOS Standby Current Hardware and Software Data Protection DATA Polling and Toggle Bit for End of Write Detection High Reliability CMOS Technology - Endurance: 100,000 Cycles - Data Retention: 10 Years Single 5V 10% Supply CMOS and TTL Compatible Inputs and Outputs JEDEC Approved Byte-wide Pinout Commercial and Industrial Temperature Ranges
Description
The AT28C64B is a high-performance electrically-erasable and programmable read only memory (EEPROM). Its 64K of memory is organized as 8,192 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 150 ns with power dissipation of just 220 mW. When the device is deselected, the CMOS standby current is less than 100 A. (continued)
64K (8K x 8) Parallel EEPROM with Page Write and Software Data Protection AT28C64B
Pin Configurations
Pin Name A0 - A12 CE OE WE I/O0 - I/O7 NC DC Function Addresses Chip Enable Output Enable Write Enable Data Inputs/Outputs No Connect Don't Connect PLCC Top View
A7 A12 NC DC VCC WE NC
PDIP, SOIC Top View
NC A12 A7 A6 A5 A4 A3 A2 A1 A0 I/O0 I/O1 I/O2 GND 1 2 3 4 5 6 7 8 9 10 11 12 13 14 28 27 26 25 24 23 22 21 20 19 18 17 16 15 VCC WE NC A8 A9 A11 OE A10 CE I/O7 I/O6 I/O5 I/O4 I/O3
TSOP Top View
OE A11 A9 A8 NC WE VCC NC A12 A7 A6 A5 A4 A3 1 2 3 4 5 6 7 8 9 10 11 12 13 14 28 27 26 25 24 23 22 21 20 19 18 17 16 15 A10 CE I/O7 I/O6 I/O5 I/O4 I/O3 GND I/O2 I/O1 I/O0 A0 A1 A2
I/O1 I/O2 GND DC I/O3 I/O4 I/O5
14 15 16 17 18 19 20
A6 A5 A4 A3 A2 A1 A0 NC I/O0
5 6 7 8 9 10 11 12 13
4 3 2 1 32 31 30
29 28 27 26 25 24 23 22 21
A8 A9 A11 NC OE A10 CE I/O7 I/O6
Rev. 0270H-12/99
Note:
PLCC package pins 1 and 17 are DON'T CONNECT.
1
The AT28C64B is accessed like a Static RAM for the read or write cycle without the need for external components. The device contains a 64-byte page register to allow writing of up to 64 bytes simultaneously. During a write cycle, the addresses and 1 to 64 bytes of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a write cycle, the device will automatically write the latched data using an internal control timer. The end of a write cycle can be detected by DATA POLLING of I/O 7 . Once the end of a write cycle has been detected, a new access for a read or write can begin.
Atmel's AT28C64B has additional features to ensure high quality and manufacturability. The device utilizes internal error correction for extended endurance and improved data retention characteristics. An optional software data protection mechanism is available to guard against inadvertent writes. The device also includes an extra 64 bytes of EEPROM for device identification or tracking.
Block Diagram
Absolute Maximum Ratings*
Temperature Under Bias................................ -55C to +125C Storage Temperature ..................................... -65C to +150C All Input Voltages (including NC Pins) with Respect to Ground ...................................-0.6V to +6.25V All Output Voltages with Respect to Ground .............................-0.6V to VCC + 0.6V Voltage on OE and A9 with Respect to Ground ...................................-0.6V to +13.5V *NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability
2
AT28C64B
AT28C64B
Device Operation
READ: The AT28C64B is accessed like a Static RAM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the highimpedance state when either CE or OE is high. This dual line control gives designers flexibility in preventing bus contention in their systems. BYTE WRITE: A low pulse on the WE or CE input with CE or WE low (respectively) and OE high initiates a write cycle. The address is latched on the falling edge of CE or WE, whichever occurs last. The data is latched by the first rising edge of CE or WE. Once a byte write has been started, it will automatically time itself to completion. Once a programming operation has been initiated and for the duration of t W C , a read operation will effectively be a polling operation. PAGE WRITE: The page write operation of the AT28C64B allows 1 to 64 bytes of data to be written into the device during a single internal programming period. A page write operation is initiated in the same manner as a byte write; after the first byte is written, it can then be followed by 1 to 63 additional bytes. Each successive byte must be loaded within 150 s (tBLC) of the previous byte. If the tBLC limit is exceeded, the AT28C64B will cease accepting data and commence the internal programming operation. All bytes during a page write operation must reside on the same page as defined by the state of the A6 to A12 inputs. For each WE high to low transition during the page write operation, A6 to A12 must be the same. The A0 to A5 inputs specify which bytes within the page are to be written. The bytes may be loaded in any order and may be altered within the same load period. Only bytes which are specified for writing will be written; unnecessary cycling of other bytes within the page does not occur. DATA POLLING: The AT28C64B features DATA Polling to indicate the end of a write cycle. During a byte or page write cycle an attempted read of the last byte written will result in the complement of the written data to be presented on I/O 7. Once the write cycle has been completed, true data is valid on all outputs, and the next write cycle may begin. DATA Polling may begin at any time during the write cycle. TOGGLE BIT: In addition to DATA Polling, the AT28C64B provides another method for determining the end of a write cycle. During the write operation, successive attempts to read data from the device will result in I/O 6 toggling between one and zero. Once the write has completed, I/O6 will stop toggling, and valid data will be read. Toggle bit reading may begin at any time during the write cycle. DATA PROTECTION: If precautions are not taken, inadvertent writes may occur during transitions of the host system power supply. Atmel has incorporated both hardware and software features that will protect the memory against inadvertent writes. HARDWARE DATA PROTECTION: Hardware features protect against inadvertent writes to the AT28C64B in the following ways: (a) VCC sense - if VCC is below 3.8V (typical), the write function is inhibited; (b) VCC power-on delay - once VCC has reached 3.8V, the device will automatically time out 5 ms (typical) before allowing a write; (c) write inhibit - holding any one of OE low, CE high, or WE high inhibits write cycles; and (d) noise filter - pulses of less than 15 ns (typical) on the WE or CE inputs will not initiate a write cycle. SOFTWARE DATA PROTECTION: A software controlled data protection feature has been implemented on the AT28C64B. When enabled, the software data protection (SDP), will prevent inadvertent writes. The SDP feature may be enabled or disabled by the user; the AT28C64B is shipped from Atmel with SDP disabled. SDP is enabled by the user issuing a series of three write commands in which three specific bytes of data are written to three specific addresses (refer to the "Software Data Protection Algorithm" diagram in this datasheet). After writing the 3-byte command sequence and waiting tWC, the entire AT28C64B will be protected against inadvertent writes. It should be noted that even after SDP is enabled, the user may still perform a byte or page write to the AT28C64B by preceding the data to be written by the same 3-byte command sequence used to enable SDP. Once set, SDP remains active unless the disable command sequence is issued. Power transitions do not disable SDP, and SDP protects the AT28C64B during power-up and power-down conditions. All command sequences must conform to the page write timing specifications. The data in the enable and disable command sequences is not actually written into the device; their addresses may still be written with user data in either a byte or page write operation. After setting SDP, any attempt to write to the device without the 3-byte command sequence will start the internal write timers. No data will be written to the device. However, for the duration of tWC, read operations will effectively be polling operations. DEVICE IDENTIFICATION: An extra 64 bytes of EEPROM memory are available to the user for device identification. By raising A9 to 12V 0.5V and using address locations 1FC0H to 1FFFH, the additional bytes may be written to or read from in the same manner as the regular memory array.
3
DC and AC Operating Range
AT28C64B-15 Operating Temperature (Case) VCC Power Supply Com. Ind. 0C - 70C -40C - 85C 5V 10% AT28C64B-20 0C - 70C -40C - 85C 5V 10% AT28C64B-25 0C - 70C -40C - 85C 5V 10%
Operating Modes
Mode Read Write
(2)
CE VIL VIL VIH X X X VIL
OE VIL VIH X
(1)
WE VIH VIL X VIH X X VIL
I/O DOUT DIN High Z
Standby/Write Inhibit Write Inhibit Write Inhibit Output Disable Chip Erase Notes: 1. X can be VIL or VIH.
X VIL VIH VH
(3)
High Z High Z
2. Refer to the "AC Write Waveforms" diagrams in this datasheet. 3. VH = 12.0V 0.5V.
DC Characteristics
Symbol ILI ILO ISB1 ISB2 ICC VIL VIH VOL VOH Parameter Input Load Current Output Leakage Current VCC Standby Current CMOS VCC Standby Current TTL VCC Active Current Input Low Voltage Input High Voltage Output Low Voltage Output High Voltage IOL = 2.1 mA IOH = -400 A 2.4 2.0 0.40 Condition VIN = 0V to VCC + 1V VI/O = 0V to VCC CE = VCC - 0.3V to VCC + 1V CE = 2.0V to VCC + 1V f = 5 MHz; IOUT = 0 mA Com., Ind. Min Max 10 10 100 2 40 0.8 Units A A A mA mA V V V V
4
AT28C64B
AT28C64B
AC Read Characteristics
AT28C64B-15 Symbol tACC tCE
(1) (2)
AT28C64B-20 Min Max 200 200 0 0 0 80 55
AT28C64B-25 Min Max 250 250 0 0 0 100 60 Units ns ns ns ns ns
Parameter Address to Output Delay CE to Output Delay OE to Output Delay CE or OE to Output Float Output Hold from OE, CE or Address, whichever occurred first
Min
Max 150 150
tOE tDF
0 0 0
70 50
(3)(4)
tOH
AC Read Waveforms(1)(2)(3)(4)
Notes:
1. CE may be delayed up to tACC - tCE after the address transition without impact on tACC. 2. OE may be delayed up to tCE - tOE after the falling edge of CE without impact on tCE or by tACC - tOE after an address change without impact on tACC. 3. tDF is specified from OE or CE whichever occurs first (CL = 5 pF). 4. This parameter is characterized and is not 100% tested.
Input Test Waveforms and Measurement Level
Output Test Load
tR, tF < 5 ns
Pin Capacitance
f = 1 MHz, T = 25C(1)
Symbol CIN COUT Note: Typ 4 8 Max 6 12 Units pF pF Conditions VIN = 0V VOUT = 0V
1. This parameter is characterized and is not 100% tested.
5
AC Write Characteristics
Symbol tAS, tOES tAH tCS tCH tWP tDS tDH, tOEH Parameter Address, OE Setup Time Address Hold Time Chip Select Setup Time Chip Select Hold Time Write Pulse Width (WE or CE) Data Setup Time Data, OE Hold Time Min 0 50 0 0 100 50 0 Max Units ns ns ns ns ns ns ns
AC Write Waveforms
WE Controlled
CE Controlled
6
AT28C64B
AT28C64B
Page Mode Characteristics
Symbol tWC tWC tAS tAH tDS tDH tWP tBLC tWPH Parameter Write Cycle Time Write Cycle Time (option available; contact Atmel sales office for ordering part number) Address Setup Time Address Hold Time Data Setup Time Data Hold Time Write Pulse Width Byte Load Cycle Time Write Pulse Width High 50 0 0 50 50 0 100 150 Min Max 10 2 Units ms ms ns ns ns ns ns s ns
Page Mode Write Waveforms(1)(2)
Notes:
1. A6 through A12 must specify the same page address during each high to low transition of WE (or CE). 2. OE must be high only when WE and CE are both low.
Chip Erase Waveforms
tS = tH = 1 sec (min.) tW = 10 msec (min.) VH = 12.0 0.5V
7
Software Data Protection Enable Algorithm(1)
LOAD DATA AA TO ADDRESS 1555
Software Data Protection Disable Algorithm(1)
LOAD DATA AA TO ADDRESS 1555
LOAD DATA 55 TO ADDRESS 0AAA
LOAD DATA 55 TO ADDRESS 0AAA
LOAD DATA A0 TO ADDRESS 1555
WRITES ENABLED(2)
LOAD DATA 80 TO ADDRESS 1555
LOAD DATA XX TO ANY ADDRESS(4)
LOAD DATA AA TO ADDRESS 1555
LOAD LAST BYTE TO LAST ADDRESS
ENTER DATA PROTECT STATE
LOAD DATA 55 TO ADDRESS 0AAA
Notes for software program code: 1. Data Format: I/O7 - I/O0 (Hex); Address Format: A12 - A0 (Hex). 2. Write Protect state will be activated at end of write even if no other data is loaded. 3. Write Protect state will be deactivated at end of write period even if no other data is loaded. 4. 1 to 64 bytes of data are loaded.
LOAD DATA 20 TO ADDRESS 1555
EXIT DATA PROTECT STATE(3)
LOAD DATA XX TO ANY ADDRESS(4)
LOAD LAST BYTE TO LAST ADDRESS
Software Protected Write Cycle Waveforms(1)(2)
Notes:
1. 2.
A6 through A12 must specify the same page address during each high to low transition of WE (or CE) after the software code has been entered. OE must be high only when WE and CE are both low.
8
AT28C64B
AT28C64B
Data Polling Characteristics(1)
Symbol tDH tOEH tOE tWR Notes: Parameter Data Hold Time OE Hold Time OE to Output Delay
(2)
Min 0 0
Typ
Max
Units ns ns ns
Write Recovery Time 1. These parameters are characterized and not 100% tested. 2. See "AC Read Characteristics".
0
ns
Data Polling Waveforms
Toggle Bit Characteristics(1)
Symbol tDH tOEH tOE tOEHP tWR Notes: Parameter Data Hold Time OE Hold Time OE to Output Delay OE High Pulse Write Recovery Time 1. These parameters are characterized and not 100% tested. 2. See "AC Read Characteristics".
(2)
Min 10 10
Typ
Max
Units ns ns ns
150 0
ns ns
Toggle Bit Waveforms(1)(2)(3)
Notes:
1. 2. 3.
Toggling either OE or CE or both OE and CE will operate toggle bit. Beginning and ending state of I/O6 will vary. Any address location may be used but the address should not vary.
9
10
AT28C64B
AT28C64B
Ordering Information(1)
tACC (ns) 150 ICC (mA) Active 40 Standby 0.1 Ordering Code AT28C64B-15JC AT28C64B-15PC AT28C64B-15SC AT28C64B-15TC AT28C64B-15JI AT28C64B-15PI AT28C64B-15SI AT28C64B-15TI 200 40 0.1 AT28C64B-20JC AT28C64B-20PC AT28C64B-20SC AT28C64B-20TC AT28C64B-20JI AT28C64B-20PI AT28C64B-20SI AT28C64B-20TI 250 40 0.1 AT28C64B-25JC AT28C64B-25PC AT28C64B-25SC AT28C64B-25TC AT28C64B-25JI AT28C64B-25PI AT28C64B-25SI AT28C64B-25TI Note: 1. See "Valid Part Numbers" table below. Package 32J 28P6 28S 28T 32J 28P6 28S 28T 32J 28P6 28S 28T 32J 28P6 28S 28T 32J 28P6 28S 28T 32J 28P6 28S 28T Operation Range Commercial (0C to 70C)
Industrial (-40C to 85C)
Commercial (0C to 70C)
Industrial (-40C to 85C)
Commercial (0C to 70C)
Industrial (-40C to 85C)
Valid Part Numbers
The following table lists standard Atmel products that can be ordered.
Device Numbers AT28C64B AT28C64B AT28C64B AT28C64B Speed 15 20 25 - Package and Temperature Combinations JC, JI, PC, PI, SC, SI, TC, TI JC, JI, PC, PI, SC, SI, TC, TI JC, JI, PC, PI, SC, SI, TC, TI W
Die Products
Reference Section: Parallel EEPROM Die Products Package Type 32J 28P6 28S 28T W 32-lead, Plastic J-leaded Chip Carrier (PLCC) 28-lead, 0.600" Wide, Plastic Dual Inline Package (PDIP) 28-lead, 0.300" Wide, Plastic Gull Wing Small Outline (SOIC) 28-lead, Plastic Thin Small Outline Package (TSOP) Die
11
Packaging Information
32J, 32-lead, Plastic J-leaded Chip Carrier (PLCC) Dimensions in Inches and (Millimeters)
JEDEC STANDARD MS-016 AE
28P6, 28-lead, 0.600" Wide, Plastic Dual Inline Package (PDIP) Dimensions in Inches and (Millimeters)
JEDEC STANDARD MS-011 AB
1.47(37.3) 1.44(36.6)
.045(1.14) X 45
PIN NO. 1 IDENTIFY
.025(.635) X 30 - 45 .012(.305) .008(.203) .530(13.5) .490(12.4) .021(.533) .013(.330)
1.300(33.02) REF
PIN 1
.032(.813) .026(.660)
.553(14.0) .547(13.9) .595(15.1) .585(14.9)
.566(14.4) .530(13.5)
.090(2.29) MAX .005(.127) MIN
.050(1.27) TYP
.300(7.62) REF .430(10.9) .390(9.90) AT CONTACT POINTS
.030(.762) .015(.381) .095(2.41) .060(1.52) .140(3.56) .120(3.05)
.220(5.59) MAX SEATING PLANE .161(4.09) .125(3.18) .110(2.79) .090(2.29) .065(1.65) .041(1.04) .630(16.0) .590(15.0) 0 REF 15 .690(17.5) .610(15.5)
.065(1.65) .015(.381) .022(.559) .014(.356)
.022(.559) X 45 MAX (3X) .453(11.5) .447(11.4) .495(12.6) .485(12.3)
.012(.305) .008(.203)
28S, 28-lead, 0.300" Wide, Plastic Gull Wing Small Outline (SOIC) Dimensions in Inches and (Millimeters)
28T, 28-lead, Plastic Thin Small Outline Package (TSOP) Dimensions in Millimeters and (Inches)*
INDEX MARK AREA 11.9 (0.469) 11.7 (0.461) 13.7 (0.539) 13.1 (0.516)
0.55 (0.022) BSC 7.15 (0.281) REF 8.10 (0.319) 7.90 (0.311)
0.27 (0.011) 0.18 (0.007)
1.25 (0.049) 1.05 (0.041)
0.20 (0.008) 0.10 (0.004) 0 5 REF 0.20 (0.008) 0.15 (0.006)
0.70 (0.028) 0.30 (0.012)
12
AT28C64B
Atmel Headquarters
Corporate Headquarters
2325 Orchard Parkway San Jose, CA 95131 TEL (408) 441-0311 FAX (408) 487-2600
Atmel Operations
Atmel Colorado Springs
1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL (719) 576-3300 FAX (719) 540-1759
Europe
Atmel U.K., Ltd. Coliseum Business Centre Riverside Way Camberley, Surrey GU15 3YL England TEL (44) 1276-686-677 FAX (44) 1276-686-697
Atmel Rousset
Zone Industrielle 13106 Rousset Cedex France TEL (33) 4-4253-6000 FAX (33) 4-4253-6001
Asia
Atmel Asia, Ltd. Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369
Japan
Atmel Japan K.K. 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581
Fax-on-Demand
North America: 1-(800) 292-8635 International: 1-(408) 441-0732
e-mail
literature@atmel.com
Web Site
http://www.atmel.com
BBS
1-(408) 436-4309
(c) Atmel Corporation 1999. Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life suppor t devices or systems. Marks bearing
(R)
and/or
TM
are registered trademarks and trademarks of Atmel Corporation. Printed on recycled paper.
0270H-12/99/xM
Terms and product names in this document may be trademarks of others.

▲Up To Search▲

Price & Availability of AT28C64BNBSP

	To Download AT28C64BNBSP Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .